

Research Article Analysis of the Performance of a 5-Level Modular Multilevel Inverter for a Solar Grid-Connected System

Parimalasundar Ezhilvannan^{1a}, Suresh Krishnan^{2b}

¹ Department of EEE, Sree Vidyanikethan Engineering College, Tirupati, India
 ² Department of EEE, Christ deemed to be University, Bengaluru, India

parimalpsg@gmail.com

DOI : 10.31202/ecjse.1240222 Received: 21.01.2023 Accepted: 16.11.2023 **How to cite this article:** Parimalasundar Ezhilvannan, Suresh Krishnan, "Analysis of the Performance of a 5-Level Modular Multilevel Inverter for a Solar Grid-Connected System ", El-Cezeri Journal of Science and Engineering, Vol: 11, Iss:1, (2024), pp.(103-108). ORCID: "0000-0001-6124-2685; ^b0000-0003-3824-1304.

Abstract : The main purpose of a multilevel inverter is to combine numerous levels of DC voltage to create a nearly sinusoidal voltage. The synthesized output waveform has more stages as the number of levels rises, creating a staircase ripple which resembles the preferred waveform. As the number of voltage levels rises, the output wave's harmonic distortion diminishes and eventually approaches zero. In particular, the performance analysis of a five-level inverter with variable loads is highlighted in this paper. This topology has fewer devices than traditional multilevel inverters for the same five output levels, which makes it more affordable due to lesser driver circuits. The proposed modular five level topology is simulated using both high frequencies switching pulse width modulation and basic frequency switching modulation techniques. The output voltage, current waveform, and total harmonic distortion are examined and compared using simulink to confirm the viability of the modular multilevel inverter topology.

Keywords : five-level, matlab-simulink, multilevel inverter, photovoltaic, total harmonic distortion.

1 Introduction

A group of power electronic converters known as multi-level inverters can create a staircase waveform from multiple DC sources. Modular Multilevel Inverters have emerged as reliable DC/AC converters for high-power applications in recent decades [1, 2, 3, 4]. When combined to two-level inverters, multi-level inverters have a numerous benefit, including dramatically lower total harmonic distortion (THD) throughout the last modulating signal and outstanding reliability, lower blockage voltage with the help of switching devices [5, 6, 7, 8]. The existence of voltage level in a multilevel inverter are sometimes related to the number of output voltage levels. In an effort to produce an output voltage of high quality, more apparatus is being used, though [9, 10, 11, 12].

The much more common multilevel inverter configurations are diode clamped (DC), flying capacitor (FC), and cascaded Hbridge multilevel inverters (CHB), as shown in Table 1. This last topology is preferable to the others because it requires minimal power switches, is more efficient, and has a simpler schematic circuit [13, 14, 15, 16, 17, 18]. Figure 1 depicts a typical single phase, five level cascaded H-bridge multilevel inverter circuit with two H-bridge modules. A P-level inverter needs R number of power switches, which is expressed in (1),

$$R = 2(P-1) \tag{1}$$

Four power switching devices make up each H-bridge module, each of which has its own DC input voltage. The cascaded multilevel inverter has five output voltage levels which can be produced from each module: $+2V_{DC}$, $+V_{DC}$, $0V_{DC}$, $-V_{DC}$, and $-2V_{DC}$ respectively.

Table 1: Comparative con	npone	nts of	' variou	s multilevel inverter
Parameters	DC	FC	CHB	Proposed MLI
DC Supply	1	1	2	2
Switches	8	8	8	5
Diodes	12	-	-	1
DC bus Capacitors	4	4	-	-
Balancing Capacitors	0	6	-	-

Power converter deployment is increasingly trending toward using fewer and smaller major elements as the need for energy multilevel inverters with reduced size/performance ratios grows. By reducing the number of main semiconductor switches in

ECISE



Figure 1: Conventional five level CHB



Figure 3: Representation of five level inverter with solar grid-connected system

a cascaded H-bridge multilevel inverter integration diminishes switching and conduction losses while increasing converters efficiency. As a result, a modular multilevel inverter with only five power switches and one freewheeling diode has been recommended, as illustrated in figure 2.

A new five level multilevel inverter topology is shown in figure 2 which addresses the shortcomings of the traditional cascaded H-bridge five level topology while also offering an improvement. The advantage of the proposed converter is it uses more DC link voltage while reducing the number of switches from eight to five, necessitating only one power diode. Supplementary advantages include low cost, improved efficiency, and decreased voltage stress. Voltage stress refers to the maximum voltage experienced by the components of a multilevel inverter, which can lead to insulation breakdown and reduce their lifespan. It can be reduced by using higher numbers of voltage levels, which distribute the stress more evenly, and by using pulse-width modulation techniques to minimize voltage fluctuations. Figure 3 illustrates the representation of five level inverter with solar grid-connected system. This paper is organized with 5 sections; modes of operation is reported in section 2, sinusoidal pulse width modulation (PWM) and power loss analysis is reported in section 3. Implementation of the proposed system in simulation and is reported in section 4 and finally concluded in section 5.

2 Modes of Operation

In a multilevel inverter, power semiconductors are utilized to generate a staircase waveform from multiple DC levels. Conventional multilevel inverter (MLI) has been designed with 8 insulated gate bipolar transistor (IGBT) switches on the five level output voltages. In this paper, additional commentary of the newly proposed topology with a reduced switch count of 5 IGBT switches is described. The proposed modular multilevel inverter's various modes of operation are shown in Figure 4 (a-e). The output voltage of +2V_{DC} has been evaluated while switches S₂ and S₅ are turned on; during this time, voltages V₁ and V₂ are connected to a load. Similar remaining voltages of +V_{DC}, 0V_{DC}, -V_{DC}, and -2V_{DC} have been assessed during various power switching operations.

3 Sinusoidal PWM and Power Loss Analysis

In the investigation of power electronic devices, switching methods or pulse width modulation signal processing methods are frequently used. For a variety of applications, different pulse-width modulation approaches have been developed. The sinusoidal pulse width modulation (SPWM) technique is utilized to sift an output pulse-wave form with varying width into a sine wave output waveform. By using a high shift frequency, as well as by changing the frequency and magnitude of a reference or altering voltage, a superior filtered curved output wave shape may be rendered non-heritable. The most popular PWM technique, recognized as sinusoidal PWM, compares a triangular wave to a sinusoidal reference known as the modulating signal, as shown in figure 5. A MLI's magnitude and frequency modulation are controlled by the expressions (2) and (3), 104



Figure 2: Proposed five level multilevel inverter



Figure 4: Proposed five level MLI – Modes of operation



Figure 5: Sinusoidal pulse width modulation

$$M_A = \frac{V_m}{V_c(m-1)} \tag{2}$$

$$M_f = \frac{f_c}{f_m} \tag{3}$$

The following expression (4) is used to calculate the THD value of the voltage of the proposed MLI. Similar to that, the current THD value is also calculated.

$$THD = \sqrt{\frac{V_2^2 + V_3^2 + V_4^2 + \dots + V_N^2}{V_1}}$$
(4)

The losses in the proposed and existing systems are majorly mainly focused on the three key power losses, particularly switching ($P_{Switching}$) and conduction losses ($P_{Conduction}$). The total power loss of the MLI is instead expressed as (5) (P_{Loss}),

$$P_{Loss} = P_{Switching} + P_{Conduction} \tag{5}$$

Conduction loss of power semiconductor devices is calculated by following equation (5),

$$P_{\text{Conduction}} = \int_0^{T_0/2} \left\{ \left[V_{CE0} + ri_p \sin(\omega t) \right] * i_p \sin(\omega t) \left[\frac{1}{2} \left(1 + A_m \sin(\omega t + \varphi) \right] dt \right\}$$
(6)

after simplification of above equation, ECJSE Volume 11, 2024

105

$$P_{\text{Conduction}} = \frac{1}{2} \left\{ \left(V_{CEO} * \frac{i_p}{\pi} + r * \frac{i_p^2}{4} \right) + \left(A_m * \cos \varphi * V_{CEO} * \frac{i_p}{8} \right) + \left(\frac{1}{3\pi} * r i_p^2 \right) \right\}$$
(7)

Where V_{CEO} is the zero-current collector to emitter voltage, r is the collector to emitter on-state resistance, A_m is the modulation index and i_p is the peak current of IGBT device. Switching loss is expressed as the integration of all the turn-on and turn-off switching energies at the switching instants. In the equation, variable switching time is considered and integrated in equation (7),

$$P_{\text{Switching}} = f_{sw} \frac{1}{T_0} \int_0^{T_0/2} \left(E_{on} + E_{\text{off}} \right) (t, i_p) dt$$
(8)

Where T_0 is the switching time period, fsw is the switching frequency, E_{on} is the on-state voltage drop and E_{off} is the off-state voltage drop. The efficiency of MLI is calculation by the following equation (8),

Efficiency =
$$\frac{P_{\text{Output}}}{P_{\text{Ouput}} + W_{\text{Loss}}} * 100$$
 (9)

4 Results and Discussion

The proposed MLI is implemented using the Matlab/simulink software tool. The simulation parameters for a five-level multilevel inverter are summarized in Table 2.

Table 2: Conventional five level CHB				
Parameters	Conventional CHB Inverter	Proposed Five level Inverter		
No. Input DC supply (Symmetrical)	2	2		
DC Voltage (Magnitude)	110 V	110 V		
RMS output Voltage	220 V	220 V		
No. of IGBTs	8	5		
No. Gating Circuits	8	5		
Carrier frequency (kHz)	20	20		
%THD (Current)	5.45 (RL load)	2.30 (RL load)		
PSwitching loss	00.32 W	00.24 W		
PConduction loss	48.25 W	45.31 W		
PTotal loss	48.81 W	45.55 W		
Efficiency	91.63%	95.52%		

Figure 6 illustrates the conventional MLI output and current pattern during RL load and the proposed MLI's three phase output voltage and pattern are shown in figure 7. Dynamic load changes are shown in figure 8 after 0.1 seconds of load current pattern with staircase current pattern. Figure 9 illustrates the dynamic changes in load current for a three-phase system from resistive to resistive and from inductive to resistive. Figure 10 depicts dynamic load changes of resistive and inductive load current. THD analysis of voltage and current during RL load is presented in figure 11. Figure 12 depicts the investigation of THD current using various modulation indices. Figure 13 illustrates an efficiency analysis with variable output power.



Figure 6: Voltage and current pattern of conventional MLI with R load



Figure 7: Voltage and current pattern of proposed MLI with R load



Figure 8: Proposed MLI dynamic load current variation during R load



Figure 10: Proposed MLI dynamic load current variation during RL load



modulation indexes



Figure 9: Proposed MLI dynamic load current variation from R to RL load



Figure 11: Proposed MLI - THD analysis of voltage and current during RL load



Figure 13: Efficiency analysis with variable output power

5 Conclusion

A five-level converter which is reconfigurable and utilizes fewer power switches is examined, and it is unearthed that it appeases MLI specifications. When the power switches have been given the correct pulse width modulation signal in a logical manner, the five-level inverter that was employed generated five levels of root mean square (RMS) output staircase voltage. THD values between 2.30% distances with various loads were obtained using the MATLAB/SIMULINK tool and examined. When taking into account input, output, and power losses, the proposed converter has an efficiency of 95.32%. Comparisons demonstrate ECJSE Volume 11, 2024

that the recommended single-phase five-level inverter outperforms conventional converters by a significant margin.

Acknowledgments

This work was supported by the Sree Vidyanikethan Educational Trust (SVET), Tirupati, Andhra Pradesh, India.

Authors' Contributions

The authors confirm contribution to the paper as follows: study conception and design: PE, SK, data collection: PE, SK; analysis and interpretation of results: PE, SK; draft manuscript preparation: PE. All authors reviewed the results and approved the final version of the manuscript.

Competing Interests

The authors declare that they have no competing interests.

References

- [1] E Parimalasundar, R Senthil Kumar, V S Chandrika, and K Suresh. Fault diagnosis in a five-level multilevel inverter using an artificial neural network approach. *Electrical Engineering & Electromechanics*, 1:31–39, 2023.
- [2] K Suresh and E Parimalasundar. Ipwm based ibmsc dc-ac converter using solar power for wide voltage conversion system. *IEEE Canadian Journal of Electrical and Computer Engineering*, 45(4):394–400, 2022.
- [3] S Ahmadi, P Poure, S Saadate, and DA Khaburi. Fault tolerance analysis of five-level neutral-point-clamped inverters under clamping diode open-circuit failure. *Electronics*, 11(9):1461, 2022.
- [4] E Parimalasundar, N M G Kumar, P Geetha, and K Suresh. Performance investigation of modular multilevel inverter topologies for photovoltaic applications with minimal switches. *Electrical Engineering & Electromechanics*, 6:28–34, 2022.
- [5] K Suresh and E Parimalasundar. A novel dual-leg dc-dc converter for wide range dc-ac conversion. *Automatika*, 63(3): 572–579, 2022.
- [6] M Venkatesan, B Adhavan, K Suresh, K Balachander, and M Lordwin Cenil Prabakar. Research on fpga controlled three phase pv inverter using multi carrier pwm control schemes. *Microprocessors and Microsystems*, 76:1–13, 2020.
- [7] W Jiang, L Li, J Wang, M Ma, F Zhai, and J Li. A novel discontinuous pwm strategy to control neutral point voltage for neutral point clamped three-level inverter with improved pwm sequence. *IEEE Transactions on Power Electronics*, 34(9): 9329–9341, 2019.
- [8] K Suresh and E Parimalasundar. Encapsulated 3Ø converter for power loss minimization in a grid-connected system. *Automatika*, 64(1):189–197, 2022.
- [9] C Li and et al. A modified neutral point balancing space vector modulation for three-level neutral point clamped converters in high-speed drives. *IEEE Transactions on Industrial Electronics*, 66(2):910–921, 2019.
- [10] E Parimalasundar and K Suresh. An efficient asymmetric direct current (dc) source configured switched capacitor multilevel inverter. *Journal Européen des Systèmes Automatisés*, 53(6):853–859, 2020.
- [11] C Xia, G Zhang, Y Yan, X Gu, T Shi, and X He. Discontinuous space vector pwm strategy of neutral-point-clamped threelevel inverters for output current ripple reduction. *IEEE Transactions on Power Electronics*, 32(7):5109–5121, 2017.
- [12] R Wang, L Ai, and C Liu. A novel three-phase dual-output neutral-point-clamped three-level inverter. *IEEE Transactions* on *Power Electronics*, 36(7):7576–7586, 2021.
- [13] K Suresh and E Parimalasundar. Design and implementation of universal converter. *IEEE Canadian Journal of Electrical and Computer Engineering*, 45(2):272–278, 2022.
- [14] A Dekka and M Narimani. Capacitor voltage balancing and current control of a five-level nested neutral-point-clamped converter. *IEEE Transactions on Power Electronics*, 33(12):10169–10177, 2018.
- [15] F Rojas, R Cárdenas, R Kennel, JC Clare, and M Díaz. A simplified space-vector modulation algorithm for four-leg npc converters. *IEEE Transactions on Power Electronics*, 32(11):8371–8380, 2017.
- [16] E Paimalasundar, K Suresh, R Sindhuja, and K Manikandan. A performance investigations of modular multilevel inverter with reduced switch count. In *International Conference on Intelligent Innovations in Engineering and Technology* (*ICIIET*), pages 83–87, Coimbatore, 2022.
- [17] B Sirisha, N Susheela, and P Satishkuma. Three phase two leg neutral point clamped converter with output dc voltage regulation and input power factor correction. *International Journal of Power Electronics and Drive System*, 2(2):138–150, 2012.
- [18] K Suresh and E Parimalasundar. A modified multi level inverter with inverted spwm control. *IEEE Canadian Journal of Electrical and Computer Engineering*, 45(1):99–104, 2022.